|
Programming Interface for Bus Master IDE Controller Revision 1.0
9 s# [5 O7 B X) w. w' w+ T1994/05/16: F4 ]: C. G* S$ X, N% O- l
4 @' y$ [* S9 l8 s6 y
This document defines a register level programming interface for a bus master ATA compatible (IDE) disk& V' N- O! \$ }: n5 V4 N3 q( ^6 f
controller that directly moves data between IDE devices and main memory. By performing the IDE data
4 r- c8 E2 r6 d, v( n6 ~+ o' g2 Ttransfer as a bus master, the Bus Master Device offloads the CPU (no programmed IO for data transfer) }; u! Y m1 y1 u5 [) h$ ?$ g
and improves system performance in multitasking environments.7 Q3 o# y( @$ J1 K6 M* G' V0 O
# L, i- ]; a2 z% \" O. e M9 m
Until this specification is ratified, it is solely
+ g& X& ]8 m1 xowned and maintained by:7 _4 M9 X% w- H1 B
Brad Hosler, Intel Corporation
l' _0 Q+ F! h/ B5 b- ~0 Z1 o" Gbwh@salem.intel.com (please comment using email)5 v8 v7 ]1 o8 |; v" g- q
503-696-8431 |
|