|
|
Programming Interface for Bus Master IDE Controller Revision 1.0
! U& e1 @0 w+ G: L! `) Y1994/05/16* s; C4 F7 y& u% M
5 V0 D; X5 Q$ [1 O; _* U4 J8 h `$ o
This document defines a register level programming interface for a bus master ATA compatible (IDE) disk( G1 M9 s! r7 y/ [) t4 z
controller that directly moves data between IDE devices and main memory. By performing the IDE data
. x( d2 U( q3 o$ L. b# k& vtransfer as a bus master, the Bus Master Device offloads the CPU (no programmed IO for data transfer)
4 l: U- ^+ F/ Y' {! ?0 l0 mand improves system performance in multitasking environments.
2 }$ G9 |) [5 m+ F$ V% i
8 o1 q. i! @& Y) ^0 fUntil this specification is ratified, it is solely+ [7 R- ~/ @$ ~2 [
owned and maintained by:
/ Z( Y( n9 X+ G/ Z9 aBrad Hosler, Intel Corporation# a! L3 }: ^0 F6 h
bwh@salem.intel.com (please comment using email)9 j, _% B3 r# M5 J( n
503-696-8431 |
|