|
|
Programming Interface for Bus Master IDE Controller Revision 1.0
' U5 j; X. v+ w5 m3 \, _5 R B- s1994/05/16/ O6 ^6 a- O- w) Q7 h
% y9 v9 P! y, o9 `# Y
This document defines a register level programming interface for a bus master ATA compatible (IDE) disk- Q# n/ r7 p* M3 X
controller that directly moves data between IDE devices and main memory. By performing the IDE data
- o# g6 U8 Z. A( Ptransfer as a bus master, the Bus Master Device offloads the CPU (no programmed IO for data transfer)( q! g5 E' K$ N/ I: b
and improves system performance in multitasking environments.
. P+ m; w [7 }( L7 q
1 e1 V% N; X$ ]Until this specification is ratified, it is solely h% g! J; B. U- c4 K* g: J% ?
owned and maintained by:
, T4 }5 m/ f1 y3 C( P1 EBrad Hosler, Intel Corporation) [( @5 X3 E5 z- F, x7 d3 ]
bwh@salem.intel.com (please comment using email)7 X: R' U' n R0 c! g
503-696-8431 |
|